

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/653,227	09/03/2003	Bin Yu	H1486	4868
45114	7590 02/15/2005		EXAMINER	
HARRITY & SNYDER, LLP			PRENTY, MARK V	
11240 WAPL SUITE 300	ES MILL ROAD		ART UNIT	PAPER NUMBER
FAIRFAX, VA 22030			2822	

DATE MAILED: 02/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			Mc
	Application No.	Applicant(s)	 _
	10/653,227	YU ET AL.	
Office Action Summary	Examiner	Art Unit	
	MARK V. PRENTY	2822	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	ith the correspondence address -	-
A SHORTENED STATUTORY PERIOD FOR REI THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply within the statutory minimum of thir idd will apply and will expire SIX (6) MON tute, cause the application to become A	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communica BANDONED (35 U.S.C. § 133).	ition.
Status			
1)⊠ Responsive to communication(s) filed on 13 2a)□ This action is FINAL. 2b)⊠ T 3)□ Since this application is in condition for allow closed in accordance with the practice under	his action is non-final. wance except for formal mat		s is
Disposition of Claims			
4) ☐ Claim(s) 1-4,6-13,15,16,18 and 19 is/are per 4a) Of the above claim(s) is/are without 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-4,6-13,15,16,18 and 19 is/are 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	drawn from consideration. rejected.		
Application Papers			
9) The specification is objected to by the Exam 10) The drawing(s) filed on is/are: a) a Applicant may not request that any objection to t Replacement drawing sheet(s) including the con 11) The oath or declaration is objected to by the	accepted or b) objected to the drawing(s) be held in abeya rection is required if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.12	
Priority under 35 U.S.C. § 119			
12) ☐ Acknowledgment is made of a claim for fore a) ☐ All b) ☐ Some * c) ☐ None of: 1. ☐ Certified copies of the priority docume 2. ☐ Certified copies of the priority docume 3. ☐ Copies of the certified copies of the priority docume application from the International Bur * See the attached detailed Office action for a	ents have been received. ents have been received in A priority documents have been reau (PCT Rule 17.2(a)).	application No received in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892)	4) N Intervience	Summary (PTO-413)	·
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date 	Paper No(summary (P10-413) s)/Mail Date nformal Patent Application (PTO-152) 	

Art Unit: 2822

This Office Action is in response to the amendment filed on January 13, 2005.

Claims 1-3, 6-12, 15, 16, 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over An et al. (United States Patent 6,800,885 – hereafter An – already of record) together with Lin (United States Patent 5,663,586, already of record).

With respect to independent claim 1, An discloses (see the entire patent, including the Figs. 19-24 disclosure) a semiconductor device comprising: an insulator 1920; a semiconductor fin 1930 formed on the insulator; a source region adjacent a first end of the fin formed on the insulator (note column 4, lines 35-38, for example); a drain region adjacent a second end of the fin formed on the insulator (note column 4, lines 35-38, for example); a first sidewall spacer 2010 formed adjacent a first side of the fin, the first sidewall spacer having a substantially triangular shaped cross-section; a second sidewall spacer 2020 formed adjacent a second side of the fin, the second sidewall spacer having a substantially triangular shaped cross-section; and a gate 2410 formed over the fin and the first and second sidewall spacers in a channel region of the semiconductor device.

The difference, therefore, between claim 1 and An is claim 1 recites that the sidewall spacers are formed with a width of about 150 Å to about 1000 Å (An does not disclose the width of its sidewall spacers).

Lin teaches that polysilicon sidewall spacers are conventionally formed with a width of 200 Å to 1000 Å (see column 4, lines 39-46).

Art Unit: 2822

It would have been obvious to one skilled in this art to form An's polysilicon sidewall spacers with a width of about 150 Å to about 1000 Å because Lin teaches that polysilicon sidewall spacers are conventionally formed that thick.

Claim 1 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to dependent claim 2, An's first and second spacers cause a topology of the gate to smoothly transition over the fin and the first and second sidewall spacers.

Claim 2 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to dependent claim 3, An's first and second spacers slope away from the fin.

Claim 3 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to dependent claim 6, An's first and second sidewall spacers are formed of polysilicon (see column 6, line 40, through column 7, line 12).

Claim 6 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to dependent claim 7, An's gate electrode is formed of polysilicon (see column 6, line 40, through column 7, line 12).

Claim 7 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to independent claim 8, An discloses (see the entire patent, including the Figs. 19-24 disclosure) a method of manufacturing a semiconductor device, the method comprising: forming a fin structure 1930 on an insulator 1920; forming a first sidewall spacer 2010 adjacent a first side of the fin structure, the first sidewall spacer having a substantially triangular shaped cross-section; forming a second sidewall spacer 2020 adjacent a second side of the fin structure, the second sidewall spacer having a substantially triangular shaped cross-section; depositing a gate material layer 2410 over the fin structure, the first sidewall spacer, and the second sidewall spacer, the first and second sidewall spacers causing a gradual sloping of the gate material layer over the fin and the first and second sidewall spacers; and etching the gate material to form at least one gate for the semiconductor device (note column 4, lines 28-29, for example).

The difference, therefore, between claim 8 and An is claim 8 recites that the sidewall spacers are formed with a width of about 150 Å to about 1000 Å (An does not disclose the width of its sidewall spacers).

Lin teaches that polysilicon sidewall spacers are conventionally formed with a width of 200 Å to 1000 Å (see column 4, lines 39-46).

It would have been obvious to one skilled in this art to form An's polysilicon sidewall spacers with a width of about 150 Å to about 1000 Å because Lin teaches that polysilicon sidewall spacers are conventionally formed that thick.

Claim 8 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

Art Unit: 2822

With respect to dependent claim 9, the gradual sloping of An's gate material layer reduces micromasking effects during the etching of the gate material layer (note the specification at paragraph [0030]).

Claim 9 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to dependent claim 10, An's method further comprises forming a source region at a first end of the fin structure (note column 4, lines 35-38, for example).

Claim 10 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to dependent claim 11, An's method further comprises forming a drain region at a second end of the fin structure (note column 4, lines 35-38, for example).

Claim 11 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to dependent claim 12, An's first and second sidewall spacers comprise polysilicon (see column 6, line 40, through column 7, line 12).

Claim 12 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to dependent claim 15, An's gate electrode comprises polysilicon (see column 6, line 40, through column 7, line 12).

Claim 15 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to independent claim 16, An discloses (see the entire patent, including the Figs. 19-24 disclosure) a semiconductor device comprising: an insulator 1920; a semiconductor fin 1930 formed on the insulator; a source region connected to a first end of the fin and formed on the insulator (note column 4, lines 35-38, for example); a drain region connected to a second end of the fin and formed on the insulator (note column 4, lines 35-38, for example); a first sidewall spacer 2010 formed adjacent a first side of the fin in a roughly triangular shape; a second sidewall spacer 2020 formed adjacent a second side of the fin in a roughly triangular shape; and a gate material layer 2410 formed over the fin, the first sidewall spacer, and the second sidewall spacer in a direction perpendicular to a direction of the fin, whereby the first and second sidewall spacers cause a topology of the gate material to smoothly transition over the fin and the first and second sidewall spacers.

The difference, therefore, between claim 16 and An is claim 16 recites that the sidewall spacers are formed with a width of about 150 Å to about 1000 Å (An does not disclose the width of its sidewall spacers).

Lin teaches that polysilicon sidewall spacers are conventionally formed with a width of 200 Å to 1000 Å (see column 4, lines 39-46).

It would have been obvious to one skilled in this art to form An's polysilicon sidewall spacers with a width of about 150 Å to about 1000 Å because Lin teaches that polysilicon sidewall spacers are conventionally formed that thick.

Claim 16 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

Art Unit: 2822

With respect to dependent claim 18, An's first and second sidewall spacers slope away from the fin.

Claim 18 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

With respect to dependent claim 19, An's first and second sidewall spacers reduce micromasking effects during etching of a gate material to form the gate (note the specification at paragraph [0030]).

Claim 19 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin.

Claims 1-3, 6, 7, 16, 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fried et al. (United States Patent 6,657,252 – hereafter Fried - already of record) together with Lin (United States Patent 5,663,586, already of record).

With respect to independent claim 1, Fried discloses (see the entire patent, including the Fig. 11 disclosure) a semiconductor device comprising: an insulator 99; a semiconductor fin 100 formed on the insulator; a source region adjacent a first end of the fin formed on the insulator (note column 6, lines 47-50, for example); a drain region adjacent a second end of the fin formed on the insulator (note column 6, lines 47-50, for example); a first sidewall spacer 115 formed adjacent a first side of the fin, the first sidewall spacer having a substantially triangular shaped cross-section; a second sidewall spacer 115 formed adjacent a second side of the fin, the second sidewall spacer having a substantially triangular shaped cross-section; and a gate 120 formed

Art Unit: 2822

over the fin and the first and second sidewall spacers in a channel region of the semiconductor device.

The difference, therefore, between claim 1 and Fried is claim 1 recites that the sidewall spacers are formed with a width of about 150 Å to about 1000 Å (Fried does not disclose the width of its sidewall spacers).

Lin teaches that polysilicon sidewall spacers are conventionally formed with a width of 200 Å to 1000 Å (see column 4, lines 39-46).

It would have been obvious to one skilled in this art to form Fried's polysilicon sidewall spacers with a width of about 150 Å to about 1000 Å because Lin teaches that polysilicon sidewall spacers are conventionally formed that thick.

Claim 1 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin.

With respect to dependent claim 2, Fried's first and second spacers cause a topology of the gate to smoothly transition over the fin and the first and second sidewall spacers.

Claim 2 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin.

With respect to dependent claim 3, Fried's first and second spacers slope away from the fin.

Claim 3 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin.

With respect to dependent claim 6, Fried's first and second sidewall spacers are formed of polysilicon (see column 5, lines 39-46).

Claim 6 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin.

With respect to dependent claim 7, Fried's gate electrode is formed of polysilicon (see column 6, lines 1-5).

Claim 7 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin.

With respect to independent claim 16, Fried discloses (see the entire patent, including the Fig. 11 disclosure) a semiconductor device comprising: an insulator 99; a semiconductor fin 100 formed on the insulator; a source region connected to a first end of the fin and formed on the insulator (note column 6, lines 47-50, for example); a drain region connected to a second end of the fin and formed on the insulator (note column 6, lines 47-50, for example); a first sidewall spacer 115 formed adjacent a first side of the fin in a roughly triangular shape; a second sidewall spacer 115 formed adjacent a second side of the fin in a roughly triangular shape; and a gate material layer 120 formed over the fin, the first sidewall spacer, and the second sidewall spacer in a direction perpendicular to a direction of the fin, whereby the first and second sidewall spacers cause a topology of the gate material layer to smoothly transition over the fin and the first and second sidewall spacers.

Art Unit: 2822

The difference, therefore, between claim 16 and Fried is claim 16 recites that the sidewall spacers are formed with a width of about 150 Å to about 1000 Å (Fried does not disclose the width of its sidewall spacers).

Lin teaches that polysilicon sidewall spacers are conventionally formed with a width of 200 Å to 1000 Å (see column 4, lines 39-46).

It would have been obvious to one skilled in this art to form Fried's polysilicon sidewall spacers with a width of about 150 Å to about 1000 Å because Lin teaches that polysilicon sidewall spacers are conventionally formed that thick.

Claim 16 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin.

With respect to dependent claim 18, Fried's first and second sidewall spacers slope away from the fin.

Claim 18 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin.

With respect to dependent claim 19, Fried's first and second sidewall spacers reduce micromasking effects during etching of a gate material to form the gate (note the specification at paragraph [0030]).

Claim 19 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin.

Claims 4 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over An et al. (United States Patent 6,800,885 – hereafter An – already of record) together

Art Unit: 2822

with Lin (United States Patent 5,663,586, already of record) and Dakshina-Murthy et al. (United States Patent 6,787,476 – hereafter Dakshina – already of record).

Claims 4 and 13 depend on independent claims 1 and 8, respectively, which are rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin (see above). The above explanation of the rejection of claims 1 and 8 under 35 U.S.C. 103(a) as being unpatentable over An together with Lin is hereby incorporated by reference into this rejection of claims 4 and 13 under 35 U.S.C. 103(a) as being unpatentable over An together with Lin and Dakshina.

The difference, therefore, between claims 4/13 and the obvious An/Lin device is claims 4/13 recite that the gate includes an electrode portion formed away from the fin (An does not have a plan view illustrating the gate away from the fin).

Dakshina teaches that a FinFET's gate conventionally includes an electrode portion formed away from the fin (see the Fig. 14B disclosure, for example).

It would have been further obvious to one skilled in this art to form the obvious An/Lin FinFET's gate with an electrode portion away from the fin because Dakshina teaches that a FinFET's gate is conventionally provided with an electrode portion away from the fin.

Claims 4 and 13 are thus rejected under 35 U.S.C. 103(a) as being unpatentable over An together with Lin and Dakshina.

Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Fried et al. (United States Patent 6,657,252 – hereafter Fried – already of record) together with

Art Unit: 2822

Lin (United States Patent 5,663,586, already of record) and Dakshina-Murthy et al. (United States Patent 6,787,476 – hereafter Dakshina – already of record).

Claim 4 depends on independent claim 1, which is rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin (see above). The above explanation of the rejection of claim 1 under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin is hereby incorporated by reference into this rejection of claim 4 under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin and Dakshina.

The difference, therefore, between claim 4 and the obvious Fried/Lin device is claim 4 recites that the gate includes an electrode portion formed away from the fin.

Dakshina teaches that a FinFET's gate conventionally includes an electrode portion formed away from the fin (see the Fig. 14B disclosure, for example).

It would have been further obvious to one skilled in this art to form the obvious Fried/Lin FinFET's gate with an electrode portion away from the fin because Dakshina teaches that a FinFET's gate is conventionally provided with an electrode portion away from the fin.

Claim 4 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Fried together with Lin and Dakshina.

The applicant's argument with respect to the rejections of claims under 35 U.S.C. 103(a) as being unpatentable over An together with other references is without merit. Specifically, the applicant's remark: "An et al. and the pending application are both assigned to Advanced Micro Devices, Inc.," is insufficient. See MPEP 706.02(I)(2).

Application/Control Number: 10/653,227 Page 13

Art Unit: 2822

Registered practitioners can telephone the examiner at (571) 272-1843. Any voicemail message left for the examiner must include the name and registration number of the registered practitioner calling, and the Application/Control (Serial) Number. Technology Center 2800's general telephone number is (571) 272-2800.

Mark V. Prenty Primary Examiner